CST STUDIO SUITE® Automotive Workshop Series

Automotive PCB SI and PI analysis



SI - PI Analysis



Signal Integrity



- 8 bits DDR2 lines
- IBIS model for the driver (controller) and the receiver (DRAM)
- Using 2DTL Method



SI-TD Analysis — Timing Analysis



Timing Analysis for Different IBIS Model



- Buffers characteristic are process, voltage, and temp dependent.
- "fast": high voltage and
- low temp
- "slow": low voltage and

high temp

Recommended to simulate both "slow" and "fast" (envelope)

Timing Analysis - Eye diagram





SI-FD

Only include pins of 'signal' type net classes								
vailable pins	E	Excitations/ports						
	1	Pin	N	et	Termination			
U7-AF19(DDR2_DQ14)		U7-AH26		DDR2_DQ3		(2)		
0° U7-AF21(DDR2_DQ11)	r	9 117-AF22		DDR2 DO4		-		
0* U7-AF22(DDR2_DQ4)	1	9 U7-AF24		DDR2 DO6				
• U7-AF24(DDR2_DQ6)	Ĩ	1º U7-AF26		DDR2 DO0		(*)		
0* U7-AF26(DDR2_DQ0)	Ĩ	9 U7-AG26		DDR2 DO2		140		
	Ĩ	9 U7-AH23		DDR2 DO7		1-14		
U7-AG23(DDR2_DQS0)	Ì	9 U7-AH24		DDR2 DQ5				
U7-AG26(DDR2_DQ2)	Ĩ	9 U7-AH25	-	DDR2 DQ1				
0 U7-AH18(DDR2_DQ15)	1	U7-AH26		DDR2 DQ3	V	141)		
U7-AH19(DDR2_DQS1)	1	9 U8-F1		DDR2 DQ6				
U7-AH20(DDR2_DQ13)	Ĩ	9 U8-F9		DDR2 DO1		3-3		
U7-AH21(DDR2_DQ9)	Č	9 U8-G2	1	DDR2_DQ4		(*)		
U7-AH22(DDR2_DQ10)		9 U8-G8	1	DDR2 DQ2				
	>	9 U8-H1		DDR2 DQ7				
• U7-AH24(DDR2_DQ5)		9 U8-H3		DDR2 DQ5				
U7-AH25(DDR2_DQ1)	4	9 U8-H7		DDR2 DQ0				
U7-AH26(DDR2_DQ3)	i	9 U8-H9	1	DDR2_DQ3		(4)		
- U8								
U8-B1(DDR2_DQ13)								
08-87(DDR2_DQS1)	,	let selection						
08-C2(DDR2_DQ15)						-		
08-C8(DDR2_DQ14)								
08-D1(DDR2_DQ12)								
08-D3(DDR2_DQ8)		DUR2_UQ2						
08-D7(DDR2_DQ11)		DDR2_DQ3						
00 U8-D9(DDR2_DQ10)		DDR2_DQ4						
08-F1(DDR2_DQ6)		DDR2_DQ5						
(] • U8-F7(DDR2_DQS0)		DDR2_DQ6						
		DDR2 DO7						
itar:								
JURZ_UQ*								
mulation settings								
min [Hz]: 10.0k		Samp	les:	1001		Logarithmic swe		
man Birly 2.00		Defi	mandance [Ohm].	60.0		Speciale		
max [Hz]: 2.0G		Ret-1	mpedance [Unm]:	60.0		opeciais		





Deliver the transfer function spectrum (s-parameter) of the DQ lines

Post Processing



Create Simulation Projects



Exchange Layout

Import type					
	C Cadence (Allegro/APD/SiP)	C Zuken CR-5000/8000 ASCII			
	C Mentor Graphics Expedition	C ODB++			
	C Mentor Graphics HyperLynx	C SimLab PCBMod			
	C Mentor Graphics PADS	 CST Layout Database 		Contraction of the second	
	V Nets data (nets & net dasses)				
	Component data (placement of co	mponents, footprints, default models)			
Import:	Component data (placement of co	mponents, footprints, default models)	a		

Start local simulation run	C Automatic labeling	
O Create simulation project PCBS ▼ Name: Nam: Name: Name:	DATA Nets	Link geometry to master model

Power Integrity



IR-Drop Simulation

						1 8V	19 CPU pins, 16 Mer	n I pins & 16 A
Compor	nent Voltage	(V) VDD (V	Drop /)	GND Drop (V)	DC Resistance		@	20mA
Memo contro Grou	pry ller 1.7884 p	9 10.5	07m	1.007m	575mOhm	,		
Memo Modul Grou	pry el 1.788 p	9 10	m	0.969m	498mOhm			v
Memo Module Grou	pry ell 1.789 P	9.40)9m	0.929m	469mOhm			0. 0. 0. 0. 0. 0.
Symbol	Parameter	Min.	Rating Typ.	Max.		<u>ل</u>	Mem.	0.1 0 0.1 0.1
VDD	Supply Voltage	1.7	1.8	1.9			Ctrl	0.0
VDDL	Supply Voltage for DLL	1.7	1.8	1.9				
VDDQ	Supply Voltage for Output	1.7	1.8	1.9				
VREF	Input Reference Voltage	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ				
VTT	Termination Voltage	VREF - 0.04	VREF	VREF + 0.04	JLULC /9-ZF			

Power Delivery Network (PDN) Impedance



Vias Characterization





Simulation Setup



Plane Partial Inductance



2 3



PEEC Method

Spatial PDN Impedance Plot



Decap Placement



SSO Analysis for 2 DQ lines



Transient Response



With Decaps

No Decaps

Decap Analysis Tool

Over designing the PCB \rightarrow Additional BOM cost

 \rightarrow slightly or without performance improvement



Decap Analysis Tool Optimization (Step 1)



Decap Analysis Tool Optimization (Step 2)



Decap Analysis Tool - Results



Decap Analysis Tool - Results (II)



Transient Simulation Schematic



VDD Specification



Table 17 — Recommended DC operating conditions (SSTL_1.8)

0.1.1			Rating	11-2-	Mater	
Symbol	Parameter	Min.	Тур	Max.	Units	Notes
VDD	Supply Voltage	1.7	1.8	1.9	٧	1
VDDL	Supply Voltage for DLL	1.7	1.8	1.9	V	5
VDDQ	Supply Voltage for Output	1.7	1.8	1.9	v	1, 5
VREF	Input Reference Voltage	0.49 x VDDQ	0.50 x VDDQ	0.51 x VDDQ	mV	2.3
VTT	Termination Voltage	VREF - 0.04	VREF	VREF + 0.04	v	4

in or equal to VDI NOTE 2 The value of VREF may be selected by the user to provide optimum noise margin in the system. Typically the value of VREF is expected

to be about 0.5 x VDDQ of the transmitting device and VREF is expected to track variations in VDDQ. NOTE 3 Peak to peak at noise on VREF may not exceed 74.2 % VREF(dc). NOTE 4 VTT of transmitting device must track VREF of receiving device.

NOTE 5 VDDQ tracks with VDD, VDDL tracks with VDD. AC parameters are measured with VDD, VDDQ and VDDDL tied together

The VDD specification: VDD_min= 1.7 - 2% of VDDQmin = 1.66 V VDD_max= 1.9 + 2% of VDDQmax = 1.938V

COMPUTER SIMULATION TECHNOLOGY CST www.cst.com

Comparison



Impedance [Magnitude] 100 - - P1V2 Measuremer - Z1,2 Simulation 10 Impedance / Ohm 1 0.4 0.1 0.04 0.01 0.002 0.001 **0.0001** 0.0002 0.0004 0.001 0.002 0.004 0.01 0.02 0.03 0.05 0.1 0.2 0.3 0.5 0.7 1 2 Frequency / GHz

Measurement with decaps

Measurement of bareboard

Conclusions

Signal Integrity

- Efficient SI simulation with 2DTL method
- Corner simulation for different IBIS model, fast and slow
- Exchange layout and SAM capability for case study

Power Integrity

- PEEC method for Inductance calculation
- Decap tool analysis for optimizing the PDN impedance
- SSO simulation incl. IBIS I/O buffer for more realistic result
- Excellent prediction of simulation result compare to measurement